clocked rs flip flop with PGT and NGT truth table in urdu hindi A simple clocked SR flipflop built from AND-gates in front of a basic SR flipflop with NOR-gates. Obviously, the values at the R and S inputs are gated with the clock signal C. Therefore, as long as the Clock signal stays at 0 value, the flipflop stores its value. On the other hand, the flipflop behaves like the standard SR flipflop while C is 1. Because the behavior is controlled by the static level of the clock signal, such flipflops are called level-sensitive or latches.


Post a Comment